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Partitioning of Circuit

Abstract

It is known [3] that the complexity of test generation in a sequential circuit is due to the depth of the
circuit. We are able to reduce the depth of the circuit
by partitioning the flipflips in order to minimize the
number of cycles and the path lengths in each partition. The tlipflops in each partition are clocked identically, independent of other partitions, thus allowing
for multiple clocks. Only one partition (i.e. one clock)
may be active at a time. For discussion purposes, we
will limit the description of the partitioning problem
to two partitions.
The partitioning problem is related to the wellknown feedback vertex set problem. Our problem is
different and more involved since we are also concerned
with the vertex set that is deleted. Ideally, we would
like both sets to result in acyclic graphs. Practically, few sequential circuits can be partitioned into two
acyclic vertex sets hence heuristics must be used to
obtain a good partitioning. Partitioning data for the
ISCAS-89 circuits is illustrated in Table 1. (Self-loops
refer to the number of self-loops in an S-graph [SI).
The partitioning algorithm that we are currently
using involves finding the feedback vertex set (FVS) of
the S-graph and balancing the partitions. The FVS is
first identified by a process similar to Lee and Reddy
[6]. If the FVS is smaller than the complementary
set (i.e. the non-feedback vertex set), the partitions
are balanced by adding nodes from the non-feedback
vertex set to the FVS until the size of the sets are more
nearly the same. The two heuristics we have used to
move nodes from one set to the other are that 1) no
additional cycle can be formed by adding a node to
the FVS and 2) an attempt is made to keep the length
of the chains of flip-flops in each partition small. We
obtained test generation results for benchmark circuits
partitioned according to our algorithm as well as for
the algorithm presented in [2]. The results obtained
using our algorithm have shown improvements over
those obtained using the algorithm of [2]. Our results
are presented later in the paper.

An implementation of a design for testability model
for sequential circuits is presented. The jlip-jlops in a
sequential circuit are partitioned to reduce the number
of cycles and the path lengths in each partition, thereby reducing the complezity of test generation. The implementation includes a Podem-based test generator.
Preliminary results using the Contest sequential test
generator are presented.
Keywords: design for testability, sequential circuit,
test generation, partition

Introduction
Testability continhes to be a major concern of
VLSI designers because of the ever increasing demand
for quality in the manufactured products. This paper presents current research towards an implementation that partitions sequential circuits to improve
testability. The partitioning of the circuit lends itself to adapting the multiple clock scheme of Agrawal,
Seth, and Deogun [2]. In that model, no flip-flops
need to be scanned. We provide a more in-depth discussion of the unique partitioning problem involved
and present some partitioning characteristics of the
ISCAS-89 benchmark circuits. We propose a model for partitioning the circuit for the two-clock scheme
which can be extended to a multiple clock model. The
paper also discusses the modifications to the Podem
algorithm which are necessary to implement the corresponding test generator. A simple example of the
model is illustrated and preliminary results applying
the two-clock scheme to the Contest sequential test
generator [l] are presented.
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Table 1: Partitioning characteristics of ISCAS-89 circuits.

The flip-flops that are removed from the original
sequential circuit to form a partition will be referred to
as the ezternal flip-flops of the partition while the f
lip
flops that remain in the partition will be referred to
as the internal flip-flops. Given a copy of the original
circuit, a specific partition is obtained by removing all
external flip-flops and replacing each deleted flip-flop
by a dummy output, (DO), and a pseudo input, (SI).
A pseudo output, (SO) is added to the output of each
internal flip-flop of the partition. An example of a
partitioned sequential circuit is illustrated in Figures
1-3. The pseudo output signals during CLKl (CLKz)
become the pseudo input signals when C L K 2 (CL K1)
becomes active.
A dummy output is placed on any line or fanout
that is an input to an external flip-flop. As its name
implies, the dummy output serves no function in the
respective partition. Furthermore, a portion of the circuit that feeds the dummy output may also be functionally useless within the partition and will be disabled. Dummy outputs and disabled circuitry are labeled in Figures 2 and 3.

PI3

bp0

Figure 1: Complete sequential circuit C.
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Figure 2: Partition 1. Active during Clock 1.

Test Generation
The signals at the flip-flop outputs will be determined by the state of the primary and pseudo inputs
of the partition as well as by the previous states of any
internal feedback signals.
Test generation using the partitioned sequential circuit is being implemented by a modified Podem algorithm that processes each partition independently
in different phases. It must provide for the interpartition communication of pseudo-output/pseudoinput states during the clock transitions. T i m e frame

Po

Figure 3: Partition 2. Active during Clock 2.
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While faults remain in fault list do
Get fault from fault list
Initialise: Activate C L K l , De-activate C L K z
While test for fault not found and test still possible
l 8Processing of active partition with active clock
Perform modified PODEM on active partition

'1

If fault effect propagated t o PO then Return TestSuccessful

If fault effect propagated t o SO or the other partition has not been tested then
Exchange activation of clocks and partitions
Propagate SO of previous partition to SI of newly active partition
Else Return NoTertPossible
Endif
End While
End While

Figure 4: High-Level Modified PODEM Algorithm

Example

and vector processing must be integrated into the Podem framework with the ability to perform some forward and reverse time processing. The high-level description of the algorithm is given in Figure 4.

In the following example, refer to Figures 1, 2, 3,
and 5 . Assume a stuck-at-0 fault on line B as shown.
The fault lies in the disabled circuitry of partition 1
and cannot be excited in that partition. Clock 1is set
to inactive and clock 2 becomes the active clock. The
initial objective is to set line B to D (i.e. good/faulty
= l/O). The initial table of vectors is shown in the
bottom-leftmost box of Figure 5. Vector elements that
are left blank are considered to be at X.

Partitioning of a sequential circuit is implemented
by first replacing all flip-flops by unit-delay buffers in
contrast to the zero-delay buffers used in the partial
scan design of Min and Rogers [7]. Unit-delay buffers
will allow the test sequence to be composed of differing
test vector patterns as opposed to the identical test
vectors generated by Min and Rogers' method.

During the processing that follows, standard Podem techniques are followed to propagate the fault
effect to a primary output in partition 2 as shown along the bottom horizontal row in Figure 5. A new
time frame is entered when the D-frontier propagates
through a unit-delay buffer, indicated by the assignment of values in the next element of the state vectors.
After successfully driving the fault effect to a primary output in partition 2, reverse time processing
must be performed to justify the values on the pseudo
inputs. In this example two previous time frames are
necessary to justify the pseudo inputs and are illustrated in the (upward) vertical direction where each
new row indicates a clock (partition) transition - from
partition 2 to partition 1 and then from partition 1
back to partition 2.

Since the flip-flops are being modeled by unit-delay
buffers, the input and the output of a flip-flop are separated in time. All lines in the circuit will be maintained using a vector to store the time-separated states
on each line. When a unit-delay buffer is encountered
during backtrace or during simulation, the time is adjusted either backward (backtrace) or forward (simulation) by appropriately referencing the previous vector
element or the next vector element, respectively. The
current state of the partition is given by the current
element across all line vectors in the partition.
A successful test can only be obtained by eventually propagating the fault effect to a primary output.
If unable to propagate the fault effect to a PO, the
modified Podem algorithm attempts to drive the fault
effect to a pseudo output causing a clock (partition)
transition. Similarly, during backtrace, modified Podem will try to assign the primary inputs first and to
assign the pseudo inputs only if necessary.

Only a single value on each line can be propagated
between partitions during the clock transition and is
indicated by the vertical dashed lines between partitions.
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Table 2: Comparison of Contest results. Original mode vs. Two-clock mode.
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t the mode for test generation. Depending upon the
values assigned to the mode input bits, the test generator can execute in normal mode or as a two-clock test
generator allowing execution in clock-I mode or clock2 mode. To obtain the results, Contest was allowed to
execute in normal mode until the successful test rate
fell below a certain threshold. At that point, Contest began using the two-clock mode. For the results
shown in the table above, the threshold was set low
enough that most of the test vectors were generated
during the two-clock mode.
The results were obtained for 50 faults selected randomly from the complete fault list for each circuit. For
each test circuit, the number of test vectors generated
in the two-clock mode was 14%-35% smaller than the
corresponding results in normal mode. Furthermore,
for every circuit (except s444) the fault coverage of
the two-clock test generator was greater while requiring less CPU time. These results are for the smaller benchmark circuits. We believe the improvement
would be even greater for some of the larger benchmark circuits. Table 3 shows the number of flip-flops
in the circuit that need to be removed to eliminate all
the cycles in both the original (unpartitioned) circuit
and in a partitioned circuit. It is conjectured that circuits for which the difference between the number of
FF's required to produce an acyclic circuit is greater
between the original circuit and the partitioned circuit, the improvement due to the two-clock scheme
will be even more significant.
We are in the process of obtaining additional test
results with both the modified Contest and modified
Podem test generators.
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Figure 5: Vector illustration for example.

Preliminary Results
Experimental results have not yet been obtained
for our modified Podem implementation. However,
we have obtained some preliminary results using the
Contest sequential test generator. Our purpose in conducting the experiment with Contest was to evaluate
the two-clock model quickly in the context of an existing sequential test generator.
Preliminary results for some of the smaller ISCAS89 benchmark circuits are presented in Table 2. The
results were obtained using a modified implementation
of the Contest sequential test generator. Contest was
modified to include two extra primary inputs to selec-

Further Research
As shown in Table 1, the restriction that each partition be acyclic limits the two-clock DFT scheme
to a small number of sequential circuits. Partial
scan has been used to improve testability in sequential
circuits [2] [4] [5] [SI. We are extending the multiple
45
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Total FFa
3
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FFs Needed to Break All Cycles
Original Circuit 1 Partitioned Circuit 1
I
0
0

0

Table 3: Number of FF’s required to break all cycles for the ISCAS-89 circuits.
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